

# This course covers ARM7TDMI and ARM966/946/926 cores.

#### **Objectives**

- This course takes an in depth look at the considerations you will need to take into account when designing a system containing either an ARM7TDMI family or ARM9TDMI family processor core.
- Some information on the latest generation of ARM processor cores, such as the ARM9E-S family is also included.
- It is aimed at:

**dC**<sub>6</sub>

- Software engineers who not only want to obtain details of how to write software to run on the ARM, but also wish to obtain an understanding of hardware design issues
- Hardware engineers who need to understand how to design ARM based systems, but also wish to obtain an understanding of the issues of writing software to run on that system.

For on-site courses, labs can be run under 3 possible environments : CodeWarrior/ADS/AXD, Eclipse/RVDS or GNU/Lauterbach simulator.

For open courses, labs are run under Eclipse/RVDS. A more detailed course description is available on request at <u>training@ac6-training.com</u>

#### Prerequisites

- A basic understanding of microprocessors and microcontrollers.
- A basic understanding of digital logic or hardware / ASIC design issues would be useful but not essential.
- A basic understanding of assembler or C programming would be useful but not essential.
- A basic awareness of the ARM is useful but not essential.

#### Course Environment

- Theoretical course
  - PDF course material (in English) supplemented by a printed version for face-to-face courses.
  - o Online courses are dispensed using the Teams video-conferencing system.
  - The trainer answers trainees' questions during the training and provide technical and pedagogical assistance.
- At the start of each session the trainer will interact with the trainees to ensure the course fits their expectations and correct if needed

#### Target Audience

• Any embedded systems engineer or technician with the above prerequisites.

#### **Evaluation modalities**

- The prerequisites indicated above are assessed before the training by the technical supervision of the traineein his company, or by the trainee himself in the exceptional case of an individual trainee.
- Trainee progress is assessed by quizzes offered at the end of various sections to verify that the trainees have assimilated the points presented
- At the end of the training, each trainee receives a certificate attesting that they have successfully completed the course.
- In the event of a problem, discovered during the course, due to a lack of prerequisites by the trainee a different or additional training is offered to them, generally to reinforce their prerequisites, in agreement with their company manager if applicable.

R1 - ARM7/9 implementation

Friday 27 June, 2025

### Plan

### First day

# The ARM architecture

- ARM operation modes
- The ARM registers set
- Program Status Registers
- Exception handling
- Instruction sets

# ARM processor core

- ARM7TDMI core signals
- The ARM7TDMI instruction pipeline
- ARM7TDMI memory interface
- ARM9TDMI datapaths
- ARM9TDMI pipeline

#### Second day

# ARM AND THUMB INSTRUCTION SETS

- Conditional execution and flags
- Branch instructions
- Single register data transfer
- Block data transfer
- Stack management
- Register access in Thumb
- ARM architecture V5TE new instructions

### ARM / THUMB INTERWORKING

- Branch exchange example
- Mixing ARM and Thumb subroutines
- ARM to thumb veneer
- Thumb-to-ARM veneer
- Interworking calls

### **EXCEPTION HANDLING**

- Exception priority
- Vector table instructions
- Chaining exception handlers
- Register usage in exception handlers
- Example C interrupt handler
- · Software managed interrupt controller
- Issues when reenabling interrupts
- Invoking SWIs
- Data abort with memory management

# Third day

# COMPILER HINTS AND TIPS

- Automatic optimization
- Instruction scheduling
- Tail-call optimization
- Loop termination
- Inline assembler
- Stack usage
- Global data layout

### **INITIALIZING CACHED PROCESSORS**

- Cache basics
- Cache flushing
- Write buffer
- Memory management
- TLB and translation tables
- Memory protection, MPU configuration steps
- System control coprocessor
- Tightly coupled memory

# EMBEDDED SOFWARE DEVELOPMENT

- ROM/RAM remapping
- Exception vector table
- Reset handler
- C library initialization
- Scatterloading
- Linker placement rules
- Long branch veneers
- C library functionality
- Placing the stack and heap

### Fourth day

### AMBA BUS ARCHITECTURE

- AHB Protocol
- AHB Connection Architectures
- AHB Workbook

### ARM DEBUG SOLUTIONS

- Debugging with multiICE
- Watchpoints, hardware breakpoints, software breakpoints
- Semihosting
- EmbeddedICE-RTT logic
- Instruction trace, data trace
- Trace capture

R1 - ARM7/9 implementation

Friday 27 June, 2025

**Renseignements pratiques** 

Inquiry : 4 days